| Display title | File:Verilog example1d.png |
| Default sort key | Verilog example1d.png |
| Page length (in bytes) | 0 |
| Namespace ID | 6 |
| Namespace | File |
| Page ID | 862 |
| Page content language | en - English |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Hash value | f193c1b1efdc51c79fe5036eb7e69f2c4bd67ab0 |
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
| Upload | Allow all users (infinite) |
| Page creator | Iwiseman (talk | contribs) |
| Date of page creation | 06:31, 17 December 2024 |
| Latest editor | Iwiseman (talk | contribs) |
| Date of latest edit | 06:31, 17 December 2024 |
| Total number of edits | 1 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
