Verilog Language: Difference between revisions
Jump to navigation
Jump to search
Created page with "=Introduction= This page is meant to help understand how to approach the language. There are three levels of abstraction. =Way to describe Hardware= *Gate Level *Dataflow Level *Behavioral Level =Types of Logic= *Combinational Logic *Sequential Logic =Combinational Logic= This is where the outputs are a simple function of the inputs. (Sounds like pure functions ==2 to 1 Multiplexer== This was quite useful as I have some knowledge of gates and boolean logic so it starts..." |
|||
| Line 12: | Line 12: | ||
==2 to 1 Multiplexer== | ==2 to 1 Multiplexer== | ||
This was quite useful as I have some knowledge of gates and boolean logic so it starts to make a bit of sense in verilog. Here is the truth table for the 2 to 1 multiplexer<br> | This was quite useful as I have some knowledge of gates and boolean logic so it starts to make a bit of sense in verilog. Here is the truth table for the 2 to 1 multiplexer<br> | ||
[[File:Verilog example1a.png| | [[File:Verilog example1a.png| 400px]]<br> | ||
To model this at the gate level we could do this<br> | To model this at the gate level we could do this<br> | ||
[[File:Verilog example1b.png| | [[File:Verilog example1b.png| 400px]]<br> | ||
=Sequential Logic= | =Sequential Logic= | ||
Sequential logic uses memory and state | Sequential logic uses memory and state | ||
Revision as of 06:10, 17 December 2024
Introduction
This page is meant to help understand how to approach the language. There are three levels of abstraction.
Way to describe Hardware
- Gate Level
- Dataflow Level
- Behavioral Level
Types of Logic
- Combinational Logic
- Sequential Logic
Combinational Logic
This is where the outputs are a simple function of the inputs. (Sounds like pure functions
2 to 1 Multiplexer
This was quite useful as I have some knowledge of gates and boolean logic so it starts to make a bit of sense in verilog. Here is the truth table for the 2 to 1 multiplexer
To model this at the gate level we could do this
Sequential Logic
Sequential logic uses memory and state