Verilog

Introduction

Dipping my toe into this now I own an fpga

Hello World

This is the first program

module and_gate (
    // inputs
    input   pmod_0,
    input   pmod_1,

    // Outputs
    output  led_0
);

    assign led_0 = ~pmod_0 & ~pmod_1;
    
endmodule