Main public logs

Combined display of all available logs of bibbleWiki. You can narrow down the view by selecting a log type, the username (case-sensitive), or the affected page (also case-sensitive).

• 00:59, 21 January 2023 Iwiseman talk contribs created page Verilog (Created page with "=Introduction= Dipping my toe into this now I own an fpga =Hello World= This is the first program <syntaxhighlight lang="v"> module and_gate ( // inputs input pmod_0, input pmod_1, // Outputs output led_0 ); assign led_0 = ~pmod_0 & ~pmod_1; endmodule </syntaxhighlight>")